CLAIMS

What is claimed is:

- 1 1. An apparatus for preventing buffers used to reduce delays on relatively long
- 2 conductive signal lines of an IC from being damaged during manufacturing of the IC,
- 3 the apparatus comprising:
- a buffer having an input connected to one of said conductive signal lines of an
- 5 IC that comprises the buffer;
- a protection diode comprised by said buffer, the protection diode being
- 7 coupled to the input of the buffer, the protection diode pulling at least some electrical
- 8 charge off of one or more transistor gates of one or more respective transistors of the
- buffer to prevent the buffer from being damaged by too much electrical charge
- 10 collecting on one or more transistor gates of respective transistors of the buffer.
- 1 2. The apparatus of claim 1, wherein every buffer of the IC comprises a
- 2 protection diode.
- 1 3. The apparatus of claim 1, wherein only buffers of the IC that have been
- 2 determined to need protection diodes comprise a protection diode.
- 1 4. The apparatus of claim 1, wherein the size of the protection diode in terms of
- 2 area is at least partially dependent on the gate area of at least one of the transistor
- 3 gates of the buffer that is available for storing electrical charge.
- 1 5. The apparatus of claim 1, wherein each buffer comprises two inverters, each
- 2 inverter comprising at least one P field effect transistor (PFET) and at least one N
- 3 field effect transistors (PFET), each PFET and each NFET having a gate a source and
- a drain, and wherein electrical charge collects on the gates of at least the PFET and
- 5 NFET of at least one of the inverters.
- 1 6. The apparatus of claim 1, wherein each buffer comprises two inverters that
- 2 utilize bipolar junction transistor (BJT) technology.

- 7. The apparatus of claim 1, wherein the size of the protection diode in terms of
- area is at least partially dependent on dimensions of the conductive signal line to
- which the buffer input is connected.
- 1 8. The apparatus of claim 1, wherein the size of the protection diode in terms of
- area is dependent on dimensions of the conductive signal line to which the buffer
- 3 input is connected and on the gate area of at least one of the transistor gates of the
- 4 buffer that is available for storing electrical charge.
- 1 9. The apparatus of claim 1, wherein the size for the protection diode in terms of
- 2 area depends at least partially on the IC process used to design the IC.
- 1 10. A method for preventing buffers used to reduce delays on relatively long
- 2 conductive signal lines of an IC from being damaged due to electrical charges that
- 3 collect on the buffers during manufacturing of the IC, the method comprising the
- 4 steps of:
- buffering one of said relatively long conductive signal lines of an IC with a
- 6 buffer to reduce delays in said one of said relatively long conductive signal lines, said
- 7 buffer comprising a protection diode, the protection diode being coupled to an input
- 8 of the buffer, the protection diode pulling at least some of the electrical charge off of
- 9 one or more transistor gates of one or more respective transistors of the buffer to
- prevent the buffer from being damaged by too much electrical charge collecting on
- one or more transistor gates of respective transistors of the buffer.
- 1 11. The method of claim 10, wherein every buffer of the IC comprises a protection
- 2 diode.
- 1 12. The method of claim 10, further comprising the step of determining whether a
- 2 buffer needs a protection diode before including a protection diode in the buffer,
- 3 wherein only buffers of the IC that have been determined to need protection diodes
- 4 comprise a protection diode.

- 1 13. The method of claim 10, wherein the size of the protection diode in terms of
- area is at least partially dependent on the gate area of at least one of the transistor
- 3 gates of the buffer that is available for storing electrical charge.
- 1 14. The method of claim 10, wherein the size of the protection diode in terms of
- 2 area is preselected.
- 1 15. The method of claim 10, wherein the IC is manufactured using bipolar
- 2 junction transistor process technology.
- 1 16. The method of claim 10, wherein the IC is manufactured using filed effect
- 2 transistor process technology.
- 1 17. The method of claim 10, wherein the size of the protection diode in terms of
- 2 area is at least partially dependent on dimensions of the conductive signal line to
- which the buffer input is connected.
- 1 18. The method of claim 10, wherein the size of the protection diode in terms of
- area is dependent on dimensions of the conductive signal line to which the buffer
- input is connected and on the gate area of at least one of the transistor gates of the
- 4 buffer that is available for storing electrical charge.
- 1 19. The method of claim 10, wherein the size for the protection diode in terms of
- area depends at least partially on the IC process used to design the IC.
- 1 20. The method of claim 11, wherein the size for the protection diode in terms of
- 2 area is preselected.